This is a very daughter board related topic - but rather than cross-posting, I wanted to get the attention of those working on daughter boards and perhaps not actively watching the FPGA design thread. Please see .
If you want to comment (other than to express a lack of interest), please do do on the other thread.