Technical Details Epiphany-V

Any technical questions about the Epiphany chip and Parallella HW Platform.

Moderator: aolofsson

Technical Details Epiphany-V

Postby stefanluik » Tue Mar 14, 2017 9:25 am

Hello,
could you tell some details about the chip ?
- Package size
- 16-bit external chip-addressing ?
- connection speed

Thanks
Stefan
stefanluik
 
Posts: 11
Joined: Mon Jul 18, 2016 9:45 pm

Re: Technical Details Epiphany-V

Postby olajep » Sat Apr 01, 2017 6:08 am

Hi,

Some of the info is available in the Epiphany-V Technical Report:

https://www.parallella.org/2016/10/05/e ... processor/
https://www.parallella.org/wp-content/u ... re_soc.pdf

stefanluik wrote:- 16-bit external chip-addressing ?

I don't understand this question.

stefanluik wrote:- connection speed

Total chip IO Bandwidth: 192 Bytes / IO clock cycle

// Ola
Last edited by olajep on Sat Apr 01, 2017 10:04 am, edited 1 time in total.
Reason: quote formatting
_start = 266470723;
olajep
 
Posts: 121
Joined: Mon Dec 17, 2012 3:24 am
Location: Sweden

Re: Technical Details Epiphany-V

Postby dobkeratops » Sat Apr 01, 2017 9:57 am

what would a ballpark "IO Clock Cycle" be, I understand you may want to clock it at different rates

is the potential bandwidth the same for GPIO and inter-chip links
dobkeratops
 
Posts: 189
Joined: Fri Jun 05, 2015 6:42 pm
Location: uk

Re: Technical Details Epiphany-V

Postby olajep » Sat Apr 01, 2017 11:31 am

dobkeratops wrote:what would a ballpark "IO Clock Cycle" be, I understand you may want to clock it at different rates

Probably enough ;) (sorry I'm not going to speculate).

dobkeratops wrote:is the potential bandwidth the same for GPIO and inter-chip links


In real world applications perhaps maybe guestimate an order of magnitude slower.
There's also a raw data streaming mode in the MIO block, so for higher frequencies you'd probably use that.
_start = 266470723;
olajep
 
Posts: 121
Joined: Mon Dec 17, 2012 3:24 am
Location: Sweden

Re: Technical Details Epiphany-V

Postby stefanluik » Mon Apr 03, 2017 9:29 am

thanks for replies,
I want just some secured infos:
- 1 billion processors are 1.000.000.000 processors. right ?
- what space is needed for the total chip ? what form factor (bga ...) is the total chip ?
- what will be the momentan thinking speed in GHz of the connection ports to neighbour chip ?

This infos are just for planning / designing a system like a supercomputer.

Thanks for
stefanluik
 
Posts: 11
Joined: Mon Jul 18, 2016 9:45 pm

Re: Technical Details Epiphany-V

Postby sebraa » Mon Apr 03, 2017 10:58 am

I do not think you will get any secured infos. But I can speculate (since I am not with Adapteva and have never been). :-D

A billion according to the US is 1.000.000.000.
Epiphany G3 and G4 chips are only available in BGA, so I would assume the same for G5. If they will be available to the public at all.
Given the 1024 GPIO signals specified, you can infer a reasonable package size.
The interconnect clock rate will be limited by the same physics that any other system has to deal with.

Do not expect miracles, only good engineering.
sebraa
 
Posts: 495
Joined: Mon Jul 21, 2014 7:54 pm


Return to Epiphany and Parallella Q & A

Who is online

Users browsing this forum: No registered users and 2 guests