Re: Array access

2017-01-03T04:00:47+00:00

It is better than blocking CPU and getting access from main memory.

Statistics: Posted by Farzaneh — Tue Jan 03, 2017 4:00 am

Re: Array access

2017-01-02T20:25:30+00:00

How about efficiency ? I mean bandwidth and nomenclature here aren't necessarily optimal: it's DMA that transfers data from a memory or device to memory or device, but it has to flow over the Epiphany network, the FPGA serializer blocks as well as the Epiphany memory-to-network unit and the (most appropriately so called) ARM Zynq processor DMA unit.

I get it that the way to access data from a large in memory data set as columns or rows in a fixed sized array holds some interest, but all these operations involved aren't the same tradeoffs as a "regular" DMA engine, where it's about memory banks and pages, startup time, possibly the data elements size, and the provisions of the cache(s) that can accelerate certain parts of the data access.

Purely as a tool to instruct the Parallella's infrastructure to feed you a stride vector, fine, of course.

Theo V.

Statistics: Posted by theover — Mon Jan 02, 2017 8:25 pm

Re: Array access

2017-01-02T06:14:36+00:00

Statistics: Posted by Farzaneh — Mon Jan 02, 2017 6:14 am

Re: Array access

2016-12-31T22:18:37+00:00

Statistics: Posted by jar — Sat Dec 31, 2016 10:18 pm

Array access

2016-12-31T02:56:34+00:00

Statistics: Posted by Farzaneh — Sat Dec 31, 2016 2:56 am

Parallella Community

Re: Array access

Re: Array access

Re: Array access

Re: Array access

Array access