I cloned parallella-fpga github repository and installed vivado 2017.2 web (free) version.
I opened a new project in the cloned folder and retrieving the parallella source from there.
Vivado looks like simulate quite well all the steps (not able to say if any of that warning may be critical)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source '/home/user /parallella/parallella-fpga/adexparallella/adexparallella.srcs/sources_1/bd/base_zynq/base_zynq.bd'
This was the 3 ones marked in red that may provide some hint for some critical issues.
I ask here but please reply in post Can anyone point me in whitch part the "gpu/bitstraem" already in use is described/implemented ?
ThanksStatistics: Posted by adexmont — Sun Aug 06, 2017 1:12 pm
]]>