the aim of such a connector is that you create a circle out of 16 parallella boards, and each board gets its parallella hardcoded so that epiphany-core 0 is located in row 30. maybe this violates specs for flat memory-space in amd's lib. but this way parallella truely is scaleable, with the possibility to connect an infinite amount of parallellas in a ring-topology for the Mesh-network. the way it is now, with connecting porcupine boards, you could only chain up 64 cores, 16 parallellas, and it can't be chained in a circle.
and as , the cable doing the connection must either be flat or the connector must have the connector going out at the side, or the connector must be practically without an actual cable in the strict sense and just have some elastic material between both sides which can allow both connectors to assume some angle between them, maybe rotate a bit maybe bend a bit to the side, nothing that could damage the actual connections. and of course the flexible material would need to remain flexible for a long time, not some cheap plastic...
also useful would be an actual connection between fpga, making use of the high bandwidth fpga actually is capable of. afaik a mere network-connector wont suffice. maybe 4x10G/s? the goal should be to let the arm processors communicate on a fast-lane...
and all this doesn't need to be done by adapteva. I'm just suggesting some possible project which eventually could actually be sold in a shop. and I'm no maker myself, so it's up to you to judge if such a project is feasible...Statistics: Posted by piotr5 — Thu Jun 11, 2015 12:59 pm
]]>