FPGA and Linux build environment for Parallella

A forum for documenting the Parallella and Epiphany . (Not Q&A!)

Re: FPGA and Linux build environment for Parallella

Postby Kalicutt » Wed Dec 16, 2015 2:09 pm

Thanks for the reply.

I have tried various configuration and guides, including the one you mention, using both a cross compiler and using the parallella itself. Unfortunately whenever I take a kernel and make my own uImage, the Ethernet on the Parallella does not function, not allowing me to get a handle on what is wrong as the HDMI does not work on our Parallella. That is the reason I have turned to the Yocto alternative. I am pleased to say I compiled the project and my Parallella booted up fine with the device tree, kernel, and bitstream, then added my own custom bitstream, device tree, and added configuration modules to the kernel inside Yocto, and things are working great! I think I will be sticking with this route due to the flexibility it provides.

As for the headless .xpr project, I have loaded it into Vivado, in the version they state (2014.2) and it ran into problems with synthesis failing. Have you run into this? Did the HDMI version initially have the same issue before modifying it?
Kalicutt
 
Posts: 24
Joined: Mon Nov 30, 2015 3:57 pm

Re: FPGA and Linux build environment for Parallella

Postby peteasa » Sat Dec 19, 2015 8:36 am

difficult to say if the errors / warnings I see are the same as yours unless you detail the errors / warnings that you are seeing! Some errors are expected and can be ignored.. best thing is to generate a bit.bin and try it out ignoring any errors / warnings in the build process! Some of the errors that I see are documented in this discussion thread, for example the bmm file error.. so have a look and if there is something new post the errors / warnings that you are getting.
User avatar
peteasa
 
Posts: 117
Joined: Fri Nov 21, 2014 7:04 pm

Re: FPGA and Linux build environment for Parallella

Postby Kalicutt » Wed Dec 30, 2015 5:31 pm

Has this Vivado project for the 7020 Zynq been used to generate an FSBL in SDK and used to flash the parallella through JTAG? I need to change the boot procedure to accomodate voltage level shifting for the PS SPI module routed to EMIO, but would like to know before trying as I do not want to brick a Parallella.
Kalicutt
 
Posts: 24
Joined: Mon Nov 30, 2015 3:57 pm

Re: FPGA and Linux build environment for Parallella

Postby peteasa » Thu Dec 31, 2015 10:57 pm

I have not yet reflashed the fsbl. Tried to avoid reflash of fsbl till I am forced into doing it.
User avatar
peteasa
 
Posts: 117
Joined: Fri Nov 21, 2014 7:04 pm

Re: FPGA and Linux build environment for Parallella

Postby peteasa » Sun Feb 28, 2016 7:23 pm

Added a brief tutorial and some helper scripts to help with Verilator simulation of the oh design. Have a look at https://github.com/peteasa/parallella/w ... -waveforms for a quick overview of the GTKWave scripts that I use to display significant parts of the oh design if you are interested.
User avatar
peteasa
 
Posts: 117
Joined: Fri Nov 21, 2014 7:04 pm

Re: FPGA and Linux build environment for Parallella

Postby aolofsson » Tue Mar 01, 2016 10:03 pm

That is very cool. I hadn't tried Verilator yet, because I didn't think it would run through the delay statements in PLL code. Did you have to do something special to get it to run?
(my experience with Verilator is a little stale..things might have changed in the last few years)
User avatar
aolofsson
 
Posts: 1005
Joined: Tue Dec 11, 2012 6:59 pm
Location: Lexington, Massachusetts,USA

Re: FPGA and Linux build environment for Parallella

Postby peteasa » Fri Mar 04, 2016 4:46 pm

Good point.. not so cool! I have not yet got Verilator running.. Updated the wiki https://github.com/peteasa/parallella/w ... h-IVerilog
User avatar
peteasa
 
Posts: 117
Joined: Fri Nov 21, 2014 7:04 pm

Re: FPGA and Linux build environment for Parallella

Postby peteasa » Wed Jun 29, 2016 7:24 pm

This was fixed in commit ca0140adf00c6510566d87520e23a8936543aef5 https://github.com/peteasa/parallella-f ... 0_hdmi.tcl

millahjovich wrote:I know its a bit late but I have just found a fault in the 7010 build script. Xilinx insist on using full path names in the generated files. I tend to try to remove as many of these as possible and whilst doing other work I spotted that I had missed a full path to a file that would not exist on any machine apart from my machine. So I have now fixed that.
User avatar
peteasa
 
Posts: 117
Joined: Fri Nov 21, 2014 7:04 pm

Re: FPGA and Linux build environment for Parallella

Postby cmcconnell » Wed Jun 29, 2016 8:33 pm

millahjovich is a newly arrived spam poster. All his posts are just random cut and pastes of other people's posts. (In fact, this one was one of yours!)

I thought about reporting it using the 'report this post' button, but I'm fairly sure no one would be on the receiving end of such a report.
peteasa wrote:This was fixed in commit ca0140adf00c6510566d87520e23a8936543aef5 https://github.com/peteasa/parallella-f ... 0_hdmi.tcl

millahjovich wrote:I know its a bit late but I have just found a fault in the 7010 build script. Xilinx insist on using full path names in the generated files. I tend to try to remove as many of these as possible and whilst doing other work I spotted that I had missed a full path to a file that would not exist on any machine apart from my machine. So I have now fixed that.
Colin.
cmcconnell
 
Posts: 99
Joined: Thu May 22, 2014 6:58 pm

Re: FPGA and Linux build environment for Parallella

Postby peteasa » Sat Jul 23, 2016 5:27 pm

Just thought I would let anyone interested know that the environment is now updated with linux 4.4 kernel, oh fpga, adi kernel drivers, hdmi and sound working.
User avatar
peteasa
 
Posts: 117
Joined: Fri Nov 21, 2014 7:04 pm

PreviousNext

Return to Quick Start Guides , Documentation, Examples (Start Here!)

Who is online

Users browsing this forum: No registered users and 3 guests

cron