Page 1 of 1

Timing violation of Parallella PFGA project

PostPosted: Sun May 21, 2017 8:58 am
by jimmystone
Hi, All

I am using the Oh!https://github.com/parallella/oh to compile a new FPGA of
headless_e16_z7020

And I notice there are some timing violation after PAR in Vivado.
Do these violations matter? Should I mask these path with false path?

Thanks.