Xilinx Design Constraint
Posted: Wed May 16, 2018 4:16 pm
Hi,
As I've found various version of design constraint in github I am curious which one is exactly the right XDC for Parallella 7020?
As I've found various version of design constraint in github I am curious which one is exactly the right XDC for Parallella 7020?