simulating acoustics and mechanics?

Forum for anything not suitable for the other forums.

simulating acoustics and mechanics?

Postby MarcWeber » Tue Nov 14, 2017 9:47 am

Do you know any open source software which I could be using
to simulate instruments acoustics and mechanics.

Proprietary software providers told me that RAM is important to them for tasks like this.

So may I also ask why Parallella only has 1 GB of RAM ?
MarcWeber
 
Posts: 1
Joined: Fri Nov 10, 2017 2:29 pm

Re: simulating acoustics and mechanics?

Postby dobkeratops » Wed Nov 15, 2017 12:04 am

So may I also ask why Parallella only has 1 GB of RAM ?


It's a devkit for exploring a specific type of parallelism in an experimental architecture, it's also an old device, that was aimed at embedded scenarios not desktop/workstation tasks. The chip itself in it's more recent guise https://www.parallella.org/2016/10/05/epiphany-v-a-1024-core-64-bit-risc-processor/ would make a fantastic accelerator if we could get enough interest to get it mass produced..

Unfortunately many people see '16cores' and assume they're comparable to CPU cores - they're not. Think more about GPU cores

Do you know any open source software which I could be using


although the e-cores do have a C compiler, it's a bit of a red herring regarding software developed for traditional machines. It will need code radically re-written to deal with the memory architecture; it's very similar to the old cell processorhttps://en.wikipedia.org/wiki/Cell_(microprocessor), in that it does not use caches; keyword:scratchpad memory https://en.wikipedia.org/wiki/Scratchpad_memory.

Traditional software relies on the CPU cache to efficiently access large memory , handle read/write-combines.. as such will run *cripplingly slowly* when naively ported; in the parallela you must manually manage the dataflow to fit the working set into the scratchpads, and pipeline/batch reads into DMA transfers.

However once that is done, the new software could run on many more cores than is possible with traditional architectures. Caches limit scalability, because of the intercommunication for cache coherency.

it's also similar to the chinese supercomputer design https://en.wikipedia.org/wiki/SW26010
dobkeratops
 
Posts: 189
Joined: Fri Jun 05, 2015 6:42 pm
Location: uk


Return to General Discussion

Who is online

Users browsing this forum: Google [Bot] and 13 guests

cron