using headless kernal in parallella fpga with an hdmi

Using Zynq Programmable Logic and Xilinx tools to create custom board configurations

using headless kernal in parallella fpga with an hdmi

Postby dipin » Wed May 16, 2018 5:46 am

hi,

i am having a parallella board with zynq processor xc7z010, it got an hdmi ..
but right now i am using a headless kernel in it...is it cause any problems ?

because my uio0 divers are not in the kernel. i am try to do this https://github.com/Kirill888/parallella-fpga-dummy-io/blob/master/sample/README.md

i tried to recompile the kernalhttps://github.com/Kirill888/parallella-fpga-dummy-io/tree/master/kernel in my local machine and tried to copy it to sd card.

still its showing no uio drivers

can anybody help me on this or else did anybody had a simple working example to use fpga part in a parallella board ?

thanks and regards
dipin
 
Posts: 11
Joined: Tue May 08, 2018 10:47 am

Re: using headless kernal in parallella fpga with an hdmi

Postby dipin » Wed May 16, 2018 5:52 am

i am using vivado 2018.1
dipin
 
Posts: 11
Joined: Tue May 08, 2018 10:47 am

Re: using headless kernal in parallella fpga with an hdmi

Postby olajep » Thu May 17, 2018 10:03 am

You need add your devicetree nodes to the parallella devicetree. E.g. here:
https://github.com/parallella/parallell ... ella1.dtsi

and rebuild the devicetree and replace devicetree.dtb on the boot partition of the sdcard.

// Ola
_start = 266470723;
olajep
 
Posts: 139
Joined: Mon Dec 17, 2012 3:24 am
Location: Sweden


Return to FPGA Design

Who is online

Users browsing this forum: No registered users and 5 guests

cron