Parallella Community

The ACTIVE bit is bit zero of STATUS. Bits 0 to 2 of this register are read only. Use FSTATUS instead and see if you get what you expect.

Tim

Thanks for the clarification!

Unfortunately, writing to HSTATUS (this is the name e-as apparently uses for FSTATUS) does not seem to make a difference.

The purpose of having the HSTATUS register allowing us to write to all bits in the STATUS register was mostly for debug, so there may be a mismatch between the simulator and the hardware. It hasn't been tested but writing a 0 to the FSTATUS[0] "should" flush the pipe and stop fetching.

The tested way of halting the processor would be to write to the DEBUG register.