Often clock or power gating is used for reducing the power consumption of a chip by "turning off/down" logic that is not in use.
This power scaling can also be made available for program control.
So, is there any simple power-management logic in parallella that shuts down logic not in use?
Is there program controlled power-down capability?
Additionally, if code is not started on a core then can it remain in low power mode?
Thanks