Off core read-writes

[philtor]

[philtor]

Oh, and a follow-up question:

In Figure 6 why isn't there a (0,0) core? The lowest seems to be (32,32).

[timpart]

[ysapir]

@timpart is right. From a programmer's point of view, the read transaction is an atomic operation. The mesh hardware is the one responsible to generating the return transaction.

Essentially, what happens is that the transaction is sent to the remote site with a "read" attribute, where the return address is a (an implied) parameter sent along. At the destination, a new, "write" transaction is generated, where the destination address is that implied address, and the data is the required remote data.

Just curious, are you trying to write a cycle-accurate simulator? Otherwise, why not use e-run?

[philtor]